Prototype FPGA Integrated Assurance Analysis, Logical & Physical Non-Destructive Verification Tool Development

  • Home
  • Prototype FPGA Integrated Assurance Analysis, Logical & Physical Non-Destructive Verification Tool Development
This project will support the development, demonstration, and exploitation of technologies, algorithms, and methods to expand the ability and improve microelectronics testing and verification methodologies in support of verifying the trust and assurance of Field Programmable Gate Arrays (FPGAs) with Analysis Tools; and Built-In-Self-Tests (BIST).
To view and download the request for solutions (RFS) and supplemental documents, click the following hyperlinked text.

    Important Dates

    • Question Deadline: 06-14-2019 13:00:00
    • Proposal Submission Deadline: 07-08-2019 13:00:00

    Questions are closed.


    S2MARTS_1905_RFS_FPGA_04JUN19

    Questions Due:  1:00PM ET on 14 Jun 2019 to [email protected]

    Proposals Due: 1:00PM ET on 08 July 2019 to [email protected]

    Important Dates

    • Question Deadline: 06-14-2019 13:00:00
    • Proposal Submission Deadline: 07-08-2019 13:00:00